

# VL390 FOR uBTX

Cover Sheet	1
BLOCK DIAGRAM	2
GPIO Configuration	3
Clock Distribution	4
Power Deliver Chart	5
VRM Intersil 6323 3 Phase	6
AMD Socket AM3	7 ~ 9
DDR III DIMM 1 & 2 & 3 & 4	10 ~ 11
Clock Gen SLG8LP625	12
AMD - RS780	13 ~ 16
AMD - SB710	17 ~ 21
DVI / VGA Connector	22
SATA/KB/ FAN Control	23
LAN-Realtek 8111CP	24
LPC I/O ITE8720	25
ACPI UPI & SYS POWER	26
Core Power & DDR Power	27
Azalia CODEC ALC662/888	28
USB CONNECTORS	29
PCI EXPRESS X16 & X 1 SLOT	30
PCI Slot 1&2	31
TMP	32
ATX & Front Panel	33
Auto BOM Manual	34
History	35
History	36

**CPU:**  
**AMD AM3**

**System Chipset:**  
**AMD - RS780(North Bridge)**  
**AMD - SB710 (South Bridge)**

**On Board Chipset:**  
**BIOS - SPI**  
**Azalia CODEC - Realtek ALC662(Default)/888**  
**LPC Super I/O -- ITE8720**  
**CLOCK GEN --SLG8LP625**  
**LAN-Realtek 8111CP**  
**TMP - INFINEON/SLB9635T**


**Main Memory:**  
**DDR III \* 4**

**Expansion Slots:**  
**PCI Express X16 Slot \* 1**  
**PCI Express X1 Slot \* 1**  
**PCI 2.3 Slot \* 2**

**Intersil PWM:**  
**Controller - Intersil 6323 3 Phase**



# Project RS-780 BLOCK DIAGRAM



## SB700/710 GPIO Config

GPIO Name	Type	Function description	Pin
CLK_REQ0#/SATA_IS3#/GPIO0	3.3V	Not connected(internal pull-down)	
SPKR/GPIO2		SPKR	
FANOUT0/GPIO3		Not connected (internal PU to +3.3V_S0)	
SMARTVOLT/SATA_IS2#/GPIO4		CPU_PRESENT#:CPU present detect	
SHUTDOWN#/GPIO5		R377 10KR to GND	
CLK_REQ3#/SATA_IS1#/GPIO6		Notel	
DDC1_SDA/GPIO8		Notel	
DDC1_SCL/GPIO9		Notel	
SATA_IS0#/GPIO10		Notel	
SPI_DO/GPIO11		SPI_DATAOUT	
BMREQ#/REQ5#/GPIO68		SPI_DATAIN	
LAN_RST#/GPIO13		Reserve TP	
ROM_RST#/GPIO14		Not connected (defaults to output driven low)	
GPIO[30:15]/IDE_D[15:0]		Not connected	
SPI_HOLD#/GPIO31		SPI_HOLD_L	
SPI_CS#/GPIO32		SPI_CS#	
CLK_REQ1#/GPIO39		Not connected (internal pull-down).	
CLK_REQ2#/GPIO40		Not connected (internal pull-down)	
PCICLK5/GPIO41		Terminated with a strapping resistor	
AZ_SDIN0/GPIO42		SDATA_IN_R	
AZ_SDIN1/GPIO43		Not connected (internal pull-down)	
AZ_SDIN2/GPIO44		Not connected (internal pull-down)	
AZ_SDIN3/GPIO46		Not connected (internal pull-down)	
SPI_CLK/GPIO47		SPI_CLK	
GPIO[49:48]/ FANOUT[2:1]		Not connected (internal pull-up to +3.3V_S0)	
GPIO[52:50]/ FANIN[2:0]		Notel	
GPIO[60:53]/ VIN[7:0]		Notel	
GPIO[63:61]/ TEMPIN[2:0]		Notel	
GPIO64/ TALERT#/ TEMPIN3		TALERT#	
GPIO65/ BMREQ#/ REQ5#		Notel	
GPIO66/ LLB#		LC_SENSE	
GPIO67/ SATA_ACT#		SATA_LED#	
GPIO68/ LDRQ1#/ GNT5#		Reserve TP54	
GPIO[71:70]/ REQ[4:3]#		Not connected (internal pull-up to +3.3V_S0)	
GPIO[73:72]/ GNT[4:3]#		Not connected (defaults to output HIGH).	
GPOC0#/ SCL0		SCLK	
GPOC1#/ SDA0		SDATA	
GPOC2#/ SCL1		SCLK1	
GPOC3#/ SDA1		SDATA1	
USB_OC[5:0]#/GPM[5:0]#		OC#[6:1]	
SYS_RESET#/GPM7#		FP_RST#	
AZ_DOCK_RST#/GPM8#		Not connected (internal pull-up to +3.3V_S5).	
SLP_S2/GPM9#		GFX16_PCIERST#	

## NOTE1


Configured for one of these options:  
\*10-k? 5k pull-up resistor to +3.3V\_S0.  
\*10-k? 5k pull-down resistor.  
\*Configured GPIO to output mode.  
\*Configured for internal pull-up or pull-down resistor.

## SIO IT8720 GPIO Config


GPIO Name	Type	Function description	Pin
VDIMM_STR_EN / PCIRST3#/GP10	3.3V	Not connected(internal pull-down)	
SPKR/GPIO2		SPKR	
FANOUT0/GPIO3		Not connected (internal PU to +3.3V_S0)	
SMARTVOLT/SATA_IS2#/GPIO4		CPU_PRESENT#:CPU present detect	
SHUTDOWN#/GPIO5		R377 10KR to GND	
CLK_REQ3#/SATA_IS1#/GPIO6		Notel	
DDC1_SDA/GPIO8		Notel	
DDC1_SCL/GPIO9		Notel	
SATA_IS0#/GPIO10		Notel	
SPI_DO/GPIO11		SPI_DATAOUT	
BMREQ#/REQ5#/GPIO68		SPI_DATAIN	
LAN_RST#/GPIO13		Reserve TP	
ROM_RST#/GPIO14		Not connected (defaults to output driven low)	
GPIO[30:15]/IDE_D[15:0]		Not connected	
SPI_HOLD#/GPIO31		SPI_HOLD_L	
SPI_CS#/GPIO32		SPI_CS#	
CLK_REQ1#/GPIO39		Not connected (internal pull-down).	
CLK_REQ2#/GPIO40		Not connected (internal pull-down)	
PCICLK5/GPIO41		Terminated with a strapping resistor	
AZ_SDIN0/GPIO42		SDATA_IN_R	
AZ_SDIN1/GPIO43		Not connected (internal pull-down)	
AZ_SDIN2/GPIO44		Not connected (internal pull-down)	
AZ_SDIN3/GPIO46		Not connected (internal pull-down)	
SPI_CLK/GPIO47		SPI_CLK	
GPIO[49:48]/ FANOUT[2:1]		Not connected (internal pull-up to +3.3V_S0)	
GPIO[52:50]/ FANIN[2:0]		Notel	
GPIO[60:53]/ VIN[7:0]		Notel	
GPIO[63:61]/ TEMPIN[2:0]		Notel	
GPIO64/ TALERT#/ TEMPIN3		TALERT#	
GPIO65/ BMREQ#/ REQ5#		Notel	
GPIO66/ LLB#		LC_SENSE	
GPIO67/ SATA_ACT#		SATA_LED#	
GPIO68/ LDRQ1#/ GNT5#		Reserve TP54	
GPIO[71:70]/ REQ[4:3]#		Not connected (internal pull-up to +3.3V_S0)	
GPIO[73:72]/ GNT[4:3]#		Not connected (defaults to output HIGH).	
GPOC0#/ SCL0		SCLK	
GPOC1#/ SDA0		SDATA	
GPOC2#/ SCL1		SCLK1	
GPOC3#/ SDA1		SDATA1	
USB_OC[5:0]#/GPM[5:0]#		OC#[6:1]	
SYS_RESET#/GPM7#		FP_RST#	
AZ_DOCK_RST#/GPM8#		Not connected (internal pull-up to +3.3V_S5).	
SLP_S2/GPM9#		GFX16_PCIERST#	





Power Deliver Chart






Intersil 6323 3 Phase






## AMD REQUEST



10,11 MEM\_MA\_DQS\_L[7..0] <-->  
10,11 MEM\_MA\_DQS\_H[7..0] <-->  
10,11 MEM\_MA\_DM[7..0] <-->  
10,11 MEM\_MA\_CHECK[7..0] <-->

10,11 MEM\_MB\_DQS\_L[7..0] <-->  
10,11 MEM\_MB\_DQS\_H[7..0] <-->  
10,11 MEM\_MB\_DM[7..0] <-->  
10,11 MEM\_MB\_CHECK[7..0] <-->

Pin naming for memory pins indicate  
"DDR3"/"DDR2" connections.



10,11 MEM\_MB\_ADD[15..0]



Add For ECC 0829

Add For ECC 0829



near (1900,-4700)\*3, near C116\*2

VCCP

EMI\_0B

C788 C789 C790 C791 C792

X\_C0.1U16Y0402 X\_C0.1U16Y0402 X\_C0.1U16Y0402 X\_C0.1U16Y0402 X\_C0.1U16Y0402

MEM\_MA\_RESET# MEM\_MA\_RESET# MEM\_MA\_RESET# MEM\_MA\_RESET# MEM\_MA\_RESET#

MEM\_MB\_RESET# MEM\_MB\_RESET# MEM\_MB\_RESET# MEM\_MB\_RESET# MEM\_MB\_RESET#

AD25 AE24 AE25 AJ18 AJ20 AJ24 AJ25 AJ32 AJ33 AJ34 AJ35 AJ36 AJ37 AJ38 AJ39 AJ40 AJ41 AJ42 AJ43 AJ44 AJ45 AJ46 AJ47 AJ48 AJ49 AJ50 AJ51 AJ52 AJ53 AJ54 AJ55 AJ56 AJ57 AJ58 AJ59 AJ60 AJ61 AJ62 AJ63 AJ64 AJ65 AJ66 AJ67 AJ68 AJ69 AJ70 AJ71 AJ72 AJ73 AJ74 AJ75 AJ76 AJ77 AJ78 AJ79 AJ80 AJ81 AJ82 AJ83 AJ84 AJ85 AJ86 AJ87 AJ88 AJ89 AJ90 AJ91 AJ92 AJ93 AJ94 AJ95 AJ96 AJ97 AJ98 AJ99 AJ100

add pin B2 as NR/RVSD


VCC\_DDR


DQ use 1KB BU

R300 301R0402 R422 301R0402

MEM\_MB\_EVENT# MEM\_MB\_EVENT# MEM\_MB\_EVENT# MEM\_MB\_EVENT# MEM\_MB\_EVENT#


EVENT pins are for future AM32





8.10 MEM\_MA\_DQS\_H7.0] <->  
8.10 MEM\_MA\_DQS\_L17.0] <->  
8.10 MEM\_MA\_CHECK7.0] <->

8.10 MEM\_MA\_DATA[83.0] <->



MEM\_MA\_EVENT# <-> MEM\_MA\_EVENT# 9.10

MEM\_MA\_ADD0 <-> MEM\_MA\_ADD0[15.0] 8.10  
MEM\_MA\_ADD1 <-> MEM\_MA\_ADD1[15.0] 8.10  
MEM\_MA\_ADD2 <-> MEM\_MA\_ADD2[15.0] 8.10  
MEM\_MA\_ADD3 <-> MEM\_MA\_ADD3[15.0] 8.10  
MEM\_MA\_ADD4 <-> MEM\_MA\_ADD4[15.0] 8.10  
MEM\_MA\_ADD5 <-> MEM\_MA\_ADD5[15.0] 8.10  
MEM\_MA\_ADD6 <-> MEM\_MA\_ADD6[15.0] 8.10  
MEM\_MA\_ADD7 <-> MEM\_MA\_ADD7[15.0] 8.10  
MEM\_MA\_ADD8 <-> MEM\_MA\_ADD8[15.0] 8.10  
MEM\_MA\_ADD9 <-> MEM\_MA\_ADD9[15.0] 8.10  
MEM\_MA\_ADD10 <-> MEM\_MA\_ADD10[15.0] 8.10  
MEM\_MA\_ADD11 <-> MEM\_MA\_ADD11[15.0] 8.10  
MEM\_MA\_ADD12 <-> MEM\_MA\_ADD12[15.0] 8.10  
MEM\_MA\_ADD13 <-> MEM\_MA\_ADD13[15.0] 8.10  
MEM\_MA\_ADD14 <-> MEM\_MA\_ADD14[15.0] 8.10  
MEM\_MA\_ADD15 <-> MEM\_MA\_ADD15[15.0] 8.10

Add For ECC 0829

MEM\_MA\_DQS\_H0 <-> MEM\_MA\_DQS\_H0 8.10  
MEM\_MA\_DQS\_H1 <-> MEM\_MA\_DQS\_H1 8.10  
MEM\_MA\_DQS\_H2 <-> MEM\_MA\_DQS\_H2 8.10  
MEM\_MA\_DQS\_H3 <-> MEM\_MA\_DQS\_H3 8.10  
MEM\_MA\_DQS\_H4 <-> MEM\_MA\_DQS\_H4 8.10  
MEM\_MA\_DQS\_H5 <-> MEM\_MA\_DQS\_H5 8.10  
MEM\_MA\_DQS\_H6 <-> MEM\_MA\_DQS\_H6 8.10  
MEM\_MA\_DQS\_H7 <-> MEM\_MA\_DQS\_H7 8.10  
MEM\_MA\_DQS\_H8 <-> MEM\_MA\_DQS\_H8 8.10  
MEM\_MA\_DQS\_H9 <-> MEM\_MA\_DQS\_H9 8.10  
MEM\_MA\_DQS\_H10 <-> MEM\_MA\_DQS\_H10 8.10  
MEM\_MA\_DQS\_H11 <-> MEM\_MA\_DQS\_H11 8.10  
MEM\_MA\_DQS\_H12 <-> MEM\_MA\_DQS\_H12 8.10  
MEM\_MA\_DQS\_H13 <-> MEM\_MA\_DQS\_H13 8.10  
MEM\_MA\_DQS\_H14 <-> MEM\_MA\_DQS\_H14 8.10  
MEM\_MA\_DQS\_H15 <-> MEM\_MA\_DQS\_H15 8.10

Add For ECC 0829

MEM\_MA\_DM7 <-> MEM\_MA\_DM7 8.10  
MEM\_MA\_DM8 <-> MEM\_MA\_DM8 8.10  
MEM\_MA\_DM9 <-> MEM\_MA\_DM9 8.10  
MEM\_MA\_DM10 <-> MEM\_MA\_DM10 8.10  
MEM\_MA\_DM11 <-> MEM\_MA\_DM11 8.10  
MEM\_MA\_DM12 <-> MEM\_MA\_DM12 8.10  
MEM\_MA\_DM13 <-> MEM\_MA\_DM13 8.10  
MEM\_MA\_DM14 <-> MEM\_MA\_DM14 8.10  
MEM\_MA\_DM15 <-> MEM\_MA\_DM15 8.10

Add For ECC 0829

MEM\_MA\_ODT0 <-> MEM\_MA\_ODT0 8.10  
MEM\_MA\_ODT1 <-> MEM\_MA\_ODT1 8.10  
MEM\_MA\_ODT2 <-> MEM\_MA\_ODT2 8.10  
MEM\_MA\_ODT3 <-> MEM\_MA\_ODT3 8.10  
MEM\_MA\_ODT4 <-> MEM\_MA\_ODT4 8.10  
MEM\_MA\_ODT5 <-> MEM\_MA\_ODT5 8.10  
MEM\_MA\_ODT6 <-> MEM\_MA\_ODT6 8.10  
MEM\_MA\_ODT7 <-> MEM\_MA\_ODT7 8.10  
MEM\_MA\_ODT8 <-> MEM\_MA\_ODT8 8.10  
MEM\_MA\_ODT9 <-> MEM\_MA\_ODT9 8.10  
MEM\_MA\_ODT10 <-> MEM\_MA\_ODT10 8.10  
MEM\_MA\_ODT11 <-> MEM\_MA\_ODT11 8.10  
MEM\_MA\_ODT12 <-> MEM\_MA\_ODT12 8.10  
MEM\_MA\_ODT13 <-> MEM\_MA\_ODT13 8.10  
MEM\_MA\_ODT14 <-> MEM\_MA\_ODT14 8.10  
MEM\_MA\_ODT15 <-> MEM\_MA\_ODT15 8.10

MEM\_MA\_RESET# 9.10

MEM\_MA\_CLK\_H0 <-> MEM\_MA\_CLK\_H0 9  
MEM\_MA\_CLK\_H1 <-> MEM\_MA\_CLK\_H1 9  
MEM\_MA\_CLK\_H2 <-> MEM\_MA\_CLK\_H2 9  
MEM\_MA\_CLK\_H3 <-> MEM\_MA\_CLK\_H3 9  
MEM\_MA\_CLK\_H4 <-> MEM\_MA\_CLK\_H4 9  
MEM\_MA\_CLK\_H5 <-> MEM\_MA\_CLK\_H5 9  
MEM\_MA\_CLK\_H6 <-> MEM\_MA\_CLK\_H6 9  
MEM\_MA\_CLK\_H7 <-> MEM\_MA\_CLK\_H7 9  
MEM\_MA\_CLK\_H8 <-> MEM\_MA\_CLK\_H8 9  
MEM\_MA\_CLK\_H9 <-> MEM\_MA\_CLK\_H9 9  
MEM\_MA\_CLK\_H10 <-> MEM\_MA\_CLK\_H10 9  
MEM\_MA\_CLK\_H11 <-> MEM\_MA\_CLK\_H11 9  
MEM\_MA\_CLK\_H12 <-> MEM\_MA\_CLK\_H12 9  
MEM\_MA\_CLK\_H13 <-> MEM\_MA\_CLK\_H13 9  
MEM\_MA\_CLK\_H14 <-> MEM\_MA\_CLK\_H14 9  
MEM\_MA\_CLK\_H15 <-> MEM\_MA\_CLK\_H15 9

MEM\_MA\_VREF\_DQ <-> MEM\_MA\_VREF\_DQ 10,12,18,26

MEM\_MA\_VREF\_CA <-> MEM\_MA\_VREF\_CA 10,12,18,26

MEM\_MA\_SCLK <-> MEM\_MA\_SCLK 10,12,18,26

MEM\_MA\_SDAT <-> MEM\_MA\_SDAT 10,12,18,26

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3


MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

MEM\_MA\_OVCC3 <-> MEM\_MA\_OVCC3

8.10 MEM\_MB\_DQS\_H7.0] <->  
8.10 MEM\_MB\_DQS\_L17.0] <->  
8.10 MEM\_MB\_CHECK7.0] <->



MEM\_MB\_EVENT# <-> MEM\_MB\_EVENT# 9.10

MEM\_MB\_ADD0 <-> MEM\_MB\_ADD0[15.0] 8.10  
MEM\_MB\_ADD1 <-> MEM\_MB\_ADD1[15.0] 8.10  
MEM\_MB\_ADD2 <-> MEM\_MB\_ADD2[15.0] 8.10  
MEM\_MB\_ADD3 <-> MEM\_MB\_ADD3[15.0] 8.10  
MEM\_MB\_ADD4 <-> MEM\_MB\_ADD4[15.0] 8.10  
MEM\_MB\_ADD5 <-> MEM\_MB\_ADD5[15.0] 8.10  
MEM\_MB\_ADD6 <-> MEM\_MB\_ADD6[15.0] 8.10  
MEM\_MB\_ADD7 <-> MEM\_MB\_ADD7[15.0] 8.10  
MEM\_MB\_ADD8 <-> MEM\_MB\_ADD8[15.0] 8.10  
MEM\_MB\_ADD9 <-> MEM\_MB\_ADD9[15.0] 8.10  
MEM\_MB\_ADD10 <-> MEM\_MB\_ADD10[15.0] 8.10  
MEM\_MB\_ADD11 <-> MEM\_MB\_ADD11[15.0] 8.10  
MEM\_MB\_ADD12 <-> MEM\_MB\_ADD12[15.0] 8.10  
MEM\_MB\_ADD13 <-> MEM\_MB\_ADD13[15.0] 8.10  
MEM\_MB\_ADD14 <-> MEM\_MB\_ADD14[15.0] 8.10  
MEM\_MB\_ADD15 <-> MEM\_MB\_ADD15[15.0] 8.10

Add For ECC 0829

MEM\_MB\_DQS\_H0 <-> MEM\_MB\_DQS\_H0 8.10  
MEM\_MB\_DQS\_H1 <-> MEM\_MB\_DQS\_H1 8.10  
MEM\_MB\_DQS\_H2 <-> MEM\_MB\_DQS\_H2 8.10  
MEM\_MB\_DQS\_H3 <-> MEM\_MB\_DQS\_H3 8.10  
MEM\_MB\_DQS\_H4 <-> MEM\_MB\_DQS\_H4 8.10  
MEM\_MB\_DQS\_H5 <-> MEM\_MB\_DQS\_H5 8.10  
MEM\_MB\_DQS\_H6 <-> MEM\_MB\_DQS\_H6 8.10  
MEM\_MB\_DQS\_H7 <-> MEM\_MB\_DQS\_H7 8.10  
MEM\_MB\_DQS\_H8 <-> MEM\_MB\_DQS\_H8 8.10  
MEM\_MB\_DQS\_H9 <-> MEM\_MB\_DQS\_H9 8.10  
MEM\_MB\_DQS\_H10 <-> MEM\_MB\_DQS\_H10 8.10  
MEM\_MB\_DQS\_H11 <-> MEM\_MB\_DQS\_H11 8.10  
MEM\_MB\_DQS\_H12 <-> MEM\_MB\_DQS\_H12 8.10  
MEM\_MB\_DQS\_H13 <-> MEM\_MB\_DQS\_H13 8.10  
MEM\_MB\_DQS\_H14 <-> MEM\_MB\_DQS\_H14 8.10  
MEM\_MB\_DQS\_H15 <-> MEM\_MB\_DQS\_H15 8.10

Add For ECC 0829

MEM\_MB\_DM7 <-> MEM\_MB\_DM7 8.10  
MEM\_MB\_DM8 <-> MEM\_MB\_DM8 8.10  
MEM\_MB\_DM9 <-> MEM\_MB\_DM9 8.10  
MEM\_MB\_DM10 <-> MEM\_MB\_DM10 8.10  
MEM\_MB\_DM11 <-> MEM\_MB\_DM11 8.10  
MEM\_MB\_DM12 <-> MEM\_MB\_DM12 8.10  
MEM\_MB\_DM13 <-> MEM\_MB\_DM13 8.10  
MEM\_MB\_DM14 <-> MEM\_MB\_DM14 8.10  
MEM\_MB\_DM15 <-> MEM\_MB\_DM15 8.10

Add For ECC 0829

MEM\_MB\_ODT0 <-> MEM\_MB\_ODT0 8.10  
MEM\_MB\_ODT1 <-> MEM\_MB\_ODT1 8.10  
MEM\_MB\_ODT2 <-> MEM\_MB\_ODT2 8.10  
MEM\_MB\_ODT3 <-> MEM\_MB\_ODT3 8.10  
MEM\_MB\_ODT4 <-> MEM\_MB\_ODT4 8.10  
MEM\_MB\_ODT5 <-> MEM\_MB\_ODT5 8.10  
MEM\_MB\_ODT6 <-> MEM\_MB\_ODT6 8.10  
MEM\_MB\_ODT7 <-> MEM\_MB\_ODT7 8.10  
MEM\_MB\_ODT8 <-> MEM\_MB\_ODT8 8.10  
MEM\_MB\_ODT9 <-> MEM\_MB\_ODT9 8.10  
MEM\_MB\_ODT10 <-> MEM\_MB\_ODT10 8.10  
MEM\_MB\_ODT11 <-> MEM\_MB\_ODT11 8.10  
MEM\_MB\_ODT12 <-> MEM\_MB\_ODT12 8.10  
MEM\_MB\_ODT13 <-> MEM\_MB\_ODT13 8.10  
MEM\_MB\_ODT14 <-> MEM\_MB\_ODT14 8.10  
MEM\_MB\_ODT15 <-> MEM\_MB\_ODT15 8.10

MEM\_MB\_RESET# 9.10

MEM\_MB\_CLK\_H0 <-> MEM\_MB\_CLK\_H0 9  
MEM\_MB\_CLK\_H1 <-> MEM\_MB\_CLK\_H1 9  
MEM\_MB\_CLK\_H2 <-> MEM\_MB\_CLK\_H2 9  
MEM\_MB\_CLK\_H3 <-> MEM\_MB\_CLK\_H3 9  
MEM\_MB\_CLK\_H4 <-> MEM\_MB\_CLK\_H4 9  
MEM\_MB\_CLK\_H5 <-> MEM\_MB\_CLK\_H5 9  
MEM\_MB\_CLK\_H6 <-> MEM\_MB\_CLK\_H6 9  
MEM\_MB\_CLK\_H7 <-> MEM\_MB\_CLK\_H7 9  
MEM\_MB\_CLK\_H8 <-> MEM\_MB\_CLK\_H8 9  
MEM\_MB\_CLK\_H9 <-> MEM\_MB\_CLK\_H9 9  
MEM\_MB\_CLK\_H10 <-> MEM\_MB\_CLK\_H10 9  
MEM\_MB\_CLK\_H11 <-> MEM\_MB\_CLK\_H11 9  
MEM\_MB\_CLK\_H12 <-> MEM\_MB\_CLK\_H12 9  
MEM\_MB\_CLK\_H13 <-> MEM\_MB\_CLK\_H13 9  
MEM\_MB\_CLK\_H14 <-> MEM\_MB\_CLK\_H14 9  
MEM\_MB\_CLK\_H15 <-> MEM\_MB\_CLK\_H15 9

MEM\_MB\_VREF\_DQ <-> MEM\_MB\_VREF\_DQ 10,12,18,26

MEM\_MB\_VREF\_CA <-> MEM\_MB\_VREF\_CA 10,12,18,26

MEM\_MB\_SCLK <-> MEM\_MB\_SCLK 10,12,18,26

MEM\_MB\_SDAT <-> MEM\_MB\_SDAT 10,12,18,26

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

MEM\_MB\_OVCC3 <-> MEM\_MB\_OVCC3

De-coupling Caps For DIMM3

Place close to DIMM3  
VCC\_DDR

CR14 C2.2u10YRH

Place close to DIMM3  
VTT\_DDR

CR15 C2.2u10YRH

CR16 C2.2u10YRH

CR17 C2.2u10YRH

CR18 C2.2u10YRH

CR19 C2.2u10YRH

CR20 C2.2u10YRH

CR21 C2.2u10YRH

CR22 C2.2u10YRH

CR23 C2.2u10YRH

CR24 C2.2u10YRH

CR25 C2.2u10YRH

CR26 C2.2u10YRH

CR27 C2.2u10YRH

CR28 C2.2u10YRH

CR29 C2.2u10YRH


CR30 C2.2u10YRH

CR31 C2.2u10YRH


CR32 C2.2u10YRH

Vref-DQ : Reference voltage for DQ0每DQ63, CB0每CB7 and PAR\_IN. When in single ended mode used for DQS0每DQS7.  
Reset# not before power on, it should be pulled up to VDD. When power on, it should be pulled down to GND. This signal can be used during power up to ensure that CKE is LOW and DQS are High-Z.


**NB CLOCK INPUT TABLE** \* RS780 can be used as clock buffer to output two PCIe reference clocks  
By default, chip will configured as input mode, BIOS can program it to output mode.




Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.



- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE AS U6 AS POSSIBLE
- 2- ROUTE ALL CPUCLK/#, NBSRCLK/#, GPPCLK/# AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO U15 POWER PIN
- 4-Enabled spread spectrum on all high frequency clocks; set to 0.5% down spread, for EMI reasons



REF_0/SEL_HTT66 (Pin51)	HTT_0/66M_0 & HTT_0#/66M_1 (Pin 46,47)
0 <span style="color: red;">R8780</span>	Configure as differential 100MHz output
1 <span style="color: blue;">R8740</span>	Configure as single-ended 66MHz output

 <b>MSI</b> Link to the Future				<b>MICRO-START INT'L CO.,LTD</b>			
Title <b>Clock Gen ICS9LPR472</b>							
Size Custom		Document Number <b>VL390</b>				Rev <b>0A</b>	
Date: Tuesday, September 09, 2008				Sheet 12 of 37			

5 4 3 2 1

# RS780-HT LINK I/F

7 HT\_CADIN\_H[15..0] ← HT\_CADIN\_H[15..0]  
7 HT\_CADIN\_L[15..0] ← HT\_CADIN\_L[15..0]  
7 HT\_CADOUT\_H[15..0] → HT\_CADOUT\_H[15..0]  
7 HT\_CADOUT\_L[15..0] → HT\_CADOUT\_L[15..0]

U14A

PART 1 OF 6

HT\_CADOUT\_H0 Y25 HT\_RXCAD0P HT\_TXCAD0P D24 HT\_CADIN\_H0  
HT\_CADOUT\_L0 Y24 HT\_RXCAD0N HT\_TXCAD0N D25 HT\_CADIN\_L0  
HT\_CADOUT\_H1 V22 HT\_RXCAD1P HT\_TXCAD1P E24 HT\_CADIN\_H1  
HT\_CADOUT\_L1 V23 HT\_RXCAD1N HT\_TXCAD1N E25 HT\_CADIN\_L1  
HT\_CADOUT\_H2 V25 HT\_RXCAD2P HT\_TXCAD2P F24 HT\_CADIN\_H2  
HT\_CADOUT\_L2 V24 HT\_RXCAD2N HT\_TXCAD2N F25 HT\_CADIN\_L2  
HT\_CADOUT\_H3 U24 HT\_RXCAD3P HT\_TXCAD3P F23 HT\_CADIN\_H3  
HT\_CADOUT\_L3 U25 HT\_RXCAD3N HT\_TXCAD3N F22 HT\_CADIN\_L3  
HT\_CADOUT\_H4 T24 HT\_RXCAD4P HT\_TXCAD4P H23 HT\_CADIN\_H4  
HT\_CADOUT\_L4 T25 HT\_RXCAD4N HT\_TXCAD4N H22 HT\_CADIN\_L4  
HT\_CADOUT\_H5 P22 HT\_RXCAD5P HT\_TXCAD5P J25 HT\_CADIN\_H5  
HT\_CADOUT\_L5 P23 HT\_RXCAD5N HT\_TXCAD5N J24 HT\_CADIN\_L5  
HT\_CADOUT\_H6 P25 HT\_RXCAD6P HT\_TXCAD6P K24 HT\_CADIN\_H6  
HT\_CADOUT\_L6 P24 HT\_RXCAD6N HT\_TXCAD6N K25 HT\_CADIN\_L6  
HT\_CADOUT\_H7 N24 HT\_RXCAD7P HT\_TXCAD7P K23 HT\_CADIN\_H7  
HT\_CADOUT\_L7 N25 HT\_RXCAD7N HT\_TXCAD7N K22 HT\_CADIN\_L7

HT\_CADOUT\_H8 AC24 HT\_RXCAD8P HT\_TXCAD8P F21 HT\_CADIN\_H8  
HT\_CADOUT\_L8 AC25 HT\_RXCAD8N HT\_TXCAD8N G21 HT\_CADIN\_L8  
HT\_CADOUT\_H9 AB25 HT\_RXCAD9P HT\_TXCAD9P G20 HT\_CADIN\_H9  
HT\_CADOUT\_L9 AB24 HT\_RXCAD9N HT\_TXCAD9N H21 HT\_CADIN\_L9  
HT\_CADOUT\_H10 AA25 HT\_RXCAD10P HT\_TXCAD10P J20 HT\_CADIN\_H10  
HT\_CADOUT\_L10 AA26 HT\_RXCAD10N HT\_TXCAD10N J21 HT\_CADIN\_L10  
HT\_CADOUT\_H11 Y22 HT\_RXCAD11P HT\_TXCAD11P J18 HT\_CADIN\_H11  
HT\_CADOUT\_L11 Y23 HT\_RXCAD11N HT\_TXCAD11N K17 HT\_CADIN\_L11  
HT\_CADOUT\_H12 W21 HT\_RXCAD12P HT\_TXCAD12P L19 HT\_CADIN\_H12  
HT\_CADOUT\_L12 W20 HT\_RXCAD12N HT\_TXCAD12N J19 HT\_CADIN\_L12  
HT\_CADOUT\_H13 V21 HT\_RXCAD13P HT\_TXCAD13P M19 HT\_CADIN\_H13  
HT\_CADOUT\_L13 V20 HT\_RXCAD13N HT\_TXCAD13N L18 HT\_CADIN\_L13  
HT\_CADOUT\_H14 U20 HT\_RXCAD14P HT\_TXCAD14P M21 HT\_CADIN\_H14  
HT\_CADOUT\_L14 U21 HT\_RXCAD14N HT\_TXCAD14N P21 HT\_CADIN\_L14  
HT\_CADOUT\_H15 U19 HT\_RXCAD15P HT\_TXCAD15P P18 HT\_CADIN\_H15  
HT\_CADOUT\_L15 U18 HT\_RXCAD15N HT\_TXCAD15N M18 HT\_CADIN\_L15

HT\_TXCLK0P H24 HT\_CLKIN\_H0 7  
HT\_TXCLK0N H25 HT\_CLKIN\_L0 7  
HT\_TXCLK1P L21 HT\_CLKIN\_H1 7  
HT\_TXCLK1N L20 HT\_CLKIN\_L1 7

HT\_RXCTL0P M24 HT\_CTLIN\_H0 7  
HT\_RXCTL0N M25 HT\_CTLIN\_L0 7  
HT\_RXCTL1P P19 HT\_CTLIN\_H1 7  
HT\_RXCTL1N P18 HT\_CTLIN\_L1 7

HT\_RXCALP B24 HT\_TXCALP R196 301R0402  
HT\_RXCALN B25 HT\_TXCALN

U14D

PAR 4 OF 6

SBD\_MEM/DVO\_I/F

MEM\_A0(NC) MEM\_DQ0/DVO\_VSYNC(NC) AA18  
MEM\_A1(NC) MEM\_DQ1/DVO\_HSYNC(NC) AA20  
MEM\_A2(NC) MEM\_DQ2/DVO\_DE(NC) AA19  
MEM\_A3(NC) MEM\_DQ3/DVO\_D0(NC) Y19  
MEM\_A4(NC) MEM\_DQ4/DVO\_D1(NC) Y17  
MEM\_A5(NC) MEM\_DQ5/DVO\_D2(NC) AA17  
MEM\_A6(NC) MEM\_DQ6/DVO\_D3(NC) AA15  
MEM\_A7(NC) MEM\_DQ7/DVO\_D4(NC) Y15  
MEM\_A8(NC) MEM\_DQ8/DVO\_D5(NC) AC20  
MEM\_A9(NC) MEM\_DQ9/DVO\_D6(NC) AE23  
MEM\_A10(NC) MEM\_DQ10/DVO\_D7(NC) AC18  
MEM\_A11(NC) MEM\_DQ11/DVO\_D8(NC) AB20  
MEM\_A12(NC) MEM\_DQ12/DVO\_D9(NC) AD22  
MEM\_A13(NC) MEM\_DQ13/DVO\_D10(NC) AC22  
MEM\_BA0(NC) MEM\_DQ14/DVO\_D11(NC) AD21  
MEM\_BA1(NC) MEM\_DQS0P/DVO\_IDCKP(NC) Y17  
MEM\_BA2(NC) MEM\_DQS0N/DVO\_IDCKN(NC) W18  
MEM\_RASb(NC) MEM\_DQS1P(NC) AD20  
MEM\_CASb(NC) MEM\_DQS1N(NC) AE21  
MEM\_WEB(NC) MEM\_DM0(NC) W17  
MEM\_CSb(NC) MEM\_DM1/DVO\_D8(NC) AE19  
MEM\_CKE(NC) IOPLLVD18(NC) AE23  
MEM\_ODT(NC) IOPLLVD18(NC) AE24  
MEM\_CKPN(NC) IOPLLVD18(NC) AE24  
MEM\_CKN(NC) IOPLLVD18(NC) AE24  
MEM\_COMP(NC) IOPLLVD18(NC) AE24  
MEM\_COMPN(NC) MEM\_VREF(NC) AE18

AMD-215-0674028-A13

CP49 1.8V\_S0  
CP50 1.2V(RS740)

NB\_VCC1P1  
1.2V(RS740)  
RS740 R436 X 49.9R1%0402  
RS740 R443 X 49.9R1%0402

Decoupling Cap for HT.  
VCC\_1V2 C784 X C0.1U16Y0402

RX780/RS740/RS780 difference table (HT LINK)



SIGNALS	RS740	RS780
HT_RXCALP	49.9R (GND)	301R
HT_RXCALN	49.9R (VDDHT)	301R
HT_TXCALP	100R	301R
HT_TXCALN		

MSI  
Link to the Future  
MICRO-START INT'L CO.,LTD.

RS780-HT LINK I/F

Size B Document Number VL390 Rev 0A

Date: Tuesday, September 09, 2008 Sheet 13 of 37

[illegible][illegible][illegible]

5 4 3 2 1

# RS780-HT LINK I/F

7 HT\_CADIN\_H[15..0] ← HT\_CADIN\_H[15..0]  
7 HT\_CADIN\_L[15..0] ← HT\_CADIN\_L[15..0]  
7 HT\_CADOUT\_H[15..0] → HT\_CADOUT\_H[15..0]  
7 HT\_CADOUT\_L[15..0] → HT\_CADOUT\_L[15..0]

U14A

PART 1 OF 6

HT\_CADOUT\_H0 Y25 HT\_RXCAD0P HT\_TXCAD0P D24 HT\_CADIN\_H0  
HT\_CADOUT\_L0 Y24 HT\_RXCAD0N HT\_TXCAD0N D25 HT\_CADIN\_L0  
HT\_CADOUT\_H1 V22 HT\_RXCAD1P HT\_TXCAD1P E24 HT\_CADIN\_H1  
HT\_CADOUT\_L1 V23 HT\_RXCAD1N HT\_TXCAD1N E25 HT\_CADIN\_L1  
HT\_CADOUT\_H2 V25 HT\_RXCAD2P HT\_TXCAD2P F24 HT\_CADIN\_H2  
HT\_CADOUT\_L2 V24 HT\_RXCAD2N HT\_TXCAD2N F25 HT\_CADIN\_L2  
HT\_CADOUT\_H3 U24 HT\_RXCAD3P HT\_TXCAD3P F23 HT\_CADIN\_H3  
HT\_CADOUT\_L3 U25 HT\_RXCAD3N HT\_TXCAD3N F22 HT\_CADIN\_L3  
HT\_CADOUT\_H4 T24 HT\_RXCAD4P HT\_TXCAD4P H23 HT\_CADIN\_H4  
HT\_CADOUT\_L4 T25 HT\_RXCAD4N HT\_TXCAD4N H22 HT\_CADIN\_L4  
HT\_CADOUT\_H5 P22 HT\_RXCAD5P HT\_TXCAD5P J25 HT\_CADIN\_H5  
HT\_CADOUT\_L5 P23 HT\_RXCAD5N HT\_TXCAD5N J24 HT\_CADIN\_L5  
HT\_CADOUT\_H6 P25 HT\_RXCAD6P HT\_TXCAD6P K24 HT\_CADIN\_H6  
HT\_CADOUT\_L6 P24 HT\_RXCAD6N HT\_TXCAD6N K25 HT\_CADIN\_L6  
HT\_CADOUT\_H7 N24 HT\_RXCAD7P HT\_TXCAD7P K23 HT\_CADIN\_H7  
HT\_CADOUT\_L7 N25 HT\_RXCAD7N HT\_TXCAD7N K22 HT\_CADIN\_L7

HT\_CADOUT\_H8 AC24 HT\_RXCAD8P HT\_TXCAD8P F21 HT\_CADIN\_H8  
HT\_CADOUT\_L8 AC25 HT\_RXCAD8N HT\_TXCAD8N G21 HT\_CADIN\_L8  
HT\_CADOUT\_H9 AB25 HT\_RXCAD9P HT\_TXCAD9P G20 HT\_CADIN\_H9  
HT\_CADOUT\_L9 AB24 HT\_RXCAD9N HT\_TXCAD9N H21 HT\_CADIN\_L9  
HT\_CADOUT\_H10 AA25 HT\_RXCAD10P HT\_TXCAD10P J20 HT\_CADIN\_H10  
HT\_CADOUT\_L10 AA26 HT\_RXCAD10N HT\_TXCAD10N J18 HT\_CADIN\_L10  
HT\_CADOUT\_H11 Y23 HT\_RXCAD11P HT\_TXCAD11P K17 HT\_CADIN\_H11  
HT\_CADOUT\_L11 W21 HT\_RXCAD11N HT\_TXCAD11N L19 HT\_CADIN\_L11  
HT\_CADOUT\_H12 W20 HT\_RXCAD12P HT\_TXCAD12P J19 HT\_CADIN\_H12  
HT\_CADOUT\_L12 V21 HT\_RXCAD12N HT\_TXCAD12N M19 HT\_CADIN\_L12  
HT\_CADOUT\_H13 V20 HT\_RXCAD13P HT\_TXCAD13P L18 HT\_CADIN\_H13  
HT\_CADOUT\_L13 U20 HT\_RXCAD13N HT\_TXCAD13N M21 HT\_CADIN\_L13  
HT\_CADOUT\_H14 U21 HT\_RXCAD14P HT\_TXCAD14P P21 HT\_CADIN\_H14  
HT\_CADOUT\_L14 U19 HT\_RXCAD14N HT\_TXCAD14N P18 HT\_CADIN\_L14  
HT\_CADOUT\_H15 U18 HT\_RXCAD15P HT\_TXCAD15P M18 HT\_CADIN\_H15  
HT\_CADOUT\_L15 U18 HT\_RXCAD15N HT\_TXCAD15N

HT\_TXCLK0P H24 HT\_CLKIN\_H0 7  
HT\_TXCLK0N H25 HT\_CLKIN\_L0 7  
HT\_TXCLK1P L21 HT\_CLKIN\_H1 7  
HT\_TXCLK1N L20 HT\_CLKIN\_L1 7

HT\_RXCTL0P M24 HT\_CTLIN\_H0 7  
HT\_RXCTL0N M25 HT\_CTLIN\_L0 7  
HT\_RXCTL1P P19 HT\_CTLIN\_H1 7  
HT\_RXCTL1N P18 HT\_CTLIN\_L1 7

HT\_RXCALP B24 HT\_TXCALP R196 301R0402  
HT\_RXCALN B25 HT\_TXCALN

U14D

PAR 4 OF 6

SBD\_MEM/DVO\_I/F

MEM\_A0(NC) MEM\_DQ0/DVO\_VSYNC(NC) AA18  
MEM\_A1(NC) MEM\_DQ1/DVO\_HSYNC(NC) AA20  
MEM\_A2(NC) MEM\_DQ2/DVO\_DE(NC) AA19  
MEM\_A3(NC) MEM\_DQ3/DVO\_D0(NC) Y19  
MEM\_A4(NC) MEM\_DQ4/DVO\_D1(NC) Y17  
MEM\_A5(NC) MEM\_DQ5/DVO\_D2(NC) AA17  
MEM\_A6(NC) MEM\_DQ6/DVO\_D3(NC) AA15  
MEM\_A7(NC) MEM\_DQ7/DVO\_D4(NC) Y15  
MEM\_A8(NC) MEM\_DQ8/DVO\_D5(NC) AC20  
MEM\_A9(NC) MEM\_DQ9/DVO\_D6(NC) AE23  
MEM\_A10(NC) MEM\_DQ10/DVO\_D7(NC) AC18  
MEM\_A11(NC) MEM\_DQ11/DVO\_D8(NC) AB20  
MEM\_A12(NC) MEM\_DQ12/DVO\_D9(NC) AD22  
MEM\_A13(NC) MEM\_DQ13/DVO\_D10(NC) AC22  
MEM\_BA0(NC) MEM\_DQ14/DVO\_D11(NC) AD21  
MEM\_BA1(NC) MEM\_DQS0P/DVO\_IDCKP(NC) Y17  
MEM\_BA2(NC) MEM\_DQS0N/DVO\_IDCKN(NC) W18  
MEM\_RASb(NC) MEM\_DQS1P(NC) AD20  
MEM\_CASb(NC) MEM\_DQS1N(NC) AE21  
MEM\_WEb(NC) MEM\_DM0(NC) W17  
MEM\_CsB(NC) MEM\_DM1/DVO\_D8(NC) AE19  
MEM\_CKE(NC) IOPLLVD18(NC) AE23  
MEM\_ODT(NC) IOPLLVD18(NC) AE24  
MEM\_CKPN(NC) IOPLLVD18(NC) AE24  
MEM\_CKN(NC) IOPLLVD18(NC) AE24  
MEM\_COMP(NC) IOPLLVD18(NC) AE24  
MEM\_COMPN(NC) MEM\_VREF(NC) AE18

AMD-215-0674028-A13

CP49 1.8V\_S0  
CP50 1.2V(RS740)

NB\_VCC1P1  
1.2V(RS740)  
RS740 R436 X 49.9R1%0402  
RS740 R443 X 49.9R1%0402

Decoupling Cap for HT.  
VCC\_1V2 C784 X C0.1U16Y0402

RX780/RS740/RS780 difference table (HT LINK)

SIGNALS	RS740	RS780
HT_RXCALP	49.9R (GND)	301R
HT_RXCALN	49.9R (VDDHT)	301R
HT_TXCALP	100R	301R
HT_TXCALN		


MSI  
Link to the Future  
MICRO-START INT'L CO.,LTD.

RS780-HT LINK I/F

Size B Document Number VL390 Rev 0A

Date: Tuesday, September 09, 2008 Sheet 13 of 37

# RS780-PCIE I/F



RS780/RS740 GPP difference table

	RS740	RS780
PCE_CALRP	562R (GND)	1.27K (GND)
GPP4	NC	GPP4
GPP5	NC	GPP5

RS780/RS740 GPP Routing table

	RS740	RX780/RS780
PCIE1_X1 CONNECTOR	GPP0	GPP0
PCIE1_X2 CONNECTOR	GPP1	GPP1
GIGABIT ETHERNET	GPP3	GPP3

**MSI**  
Link to the Future

**MICRO-START INT'L CO.,LTD.**

Title: **RS780-PCIE I/F**


Size B: Document Number **VL390** Rev **0A**

Date: Tuesday, September 09, 2008 Sheet 14 of 37







# RS780-SYSTEM I/F









## SWAP

### RS740/RS780 difference table (Control signal)

	RS740	RS780
NB_PWRGD IN	3.3V IN	1.8V IN
ALLOW_LDTSTOP OUT(default)IN	OD	OD/3.3V IN
LDT_STOP# IN(default)OUT	3.3V IN	3.3V IN/OD
SYSTEMRESETb IN	3.3V IN	3.3V IN



ONLY single-link DVI is applicable to the RS780L



## RS740/RS780: STRAP\_DEBUG\_BUS\_GPIO\_ENABLE

```
Enables the Test Debug Bus using GPIO and/or memory IO
1 : Disable (RS740); Enable (RX780/RS780)
0 : Enable (RS740); Disable(RX780/RS780)
RS740: pin DFT_GPIO5
RS780: pin VSYNC
```

## DFT\_GPIO[4:2]: STRAP\_PCIE\_GPP\_CFG[2:0]

```

These pin straps are used to configure PCI-E GPP mode.
111: register defined (register default to Config E) default
110: 4-0-0-0-0 Config A
101: 4-4-0-0-0 Config B
100: 4-2-2-0-0 Config C
011: 4-2-1-1-0 Config D
010: 4-1-1-1-1 Config E
others: register defined (default to Config E)

```

## RS740/RS780: LOAD\_EEPROM\_STRAPS

```
Selects Loading of STRAPS from EPROM
1 : Bypass the loading of EPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use
default values if not connected
RS740: pin DFT_GPIO1
RS780: pin SUS_STAT#
```

## RS740/RS780: SIDE-PORT MEMORY ENABLE




```

Enables Side port memory
1. Disable (RS740/RS780)
0 : Enable (RS740/RS780)
RS740:  pin DFT_GPIO0
RS780:  pin HSYNC



```







Reserve crystal for A14 to solve the system time lag issue;  
Also can connect the 14M from clock gen to 14M\_X1  
and leave 14M\_X2 NC, 1.2V level shift may needed



Note: LDT\_PG, LDT\_STP# & LDT\_RST# are OD and require a PU to the CPU I/O rail. They are also in the S5 domain to prevent glitching at power up.

AMD-218S/EBLA12FG-A12-RH

### SB700

Part 1 of 5

### PCI EXPRESS INTERFACE

### PCI CLKs

Place close to South Bridge

PCICLK0 P4 PCI CLK0 R R440 22R0402 PCI CLK0 31

PCICLK1 P1 PCI CLK1 R R446 22R0402 PCI CLK1 31

PCICLK2 P2 SIO PCLK R R426 22R0402 SIO PCLK 21

PCICLK3 T4 PCI CLK4 R R438 22R0402 PCI CLK4 21,25

PCICLK4 T3 PCI CLK5 R R491 22R0402 PCI CLK5 21,32

PCICLK5/GPI041

PCIRST# N1 SB PCIRST#

Place close to South Bridge

R657 0R0402

PCIRST# R425 33R0402 PCIRST\_SLOT1# 31

R430 33R0402 PCIRST\_SIO# 25

R456 33R0402 PCIRST\_TPM# 32

PCICLK5/GPI041 power up default

All:PCICLK5 A11:GPI041

A12:GPI041

AD0 U2 AD0

AD1 P7 AD1

AD2 V4 AD2

AD3 V3 AD3

AD4 U1 AD4

AD5 U1 AD5

AD6 V2 AD6

AD7 T2 AD7

AD8 T2 AD8

AD9 W1 AD9

AD10 T9 AD10

AD11 R6 AD11

AD12 R7 AD12

AD13 R5 AD13

AD14 U8 AD14

AD15 U5 AD15

AD16 Y7 AD16

AD17 W8 AD17

AD18 V9 AD18

AD19 Y8 AD19

AD20 AA8 AD20

AD21 Y4 AD21

AD22 Y3 AD22

AD23 Y2 AD23

AD24 AA2 AD24

AD25 AA4 AD25

AD26 AA1 AD26

AD27 AB2 AD27

AD28 AC1 AD28

AD29 AC2 AD29

AD30 AC3 AD30

AD31 AD31

C\_BE#0 C\_BE#0 31

C\_BE#1 C\_BE#1

C\_BE#2 C\_BE#2

C\_BE#3 C\_BE#3

FRAME# AA6 FRAME# 31

DEVSEL# AA5 DEVSEL# 31

IRDY# Y5 IRDY# 31

TRDY# U6 TRDY# 31

PAR W6 PAR 31

STOP# W4 STOP# 31

PERR# V7 PERR# 31

SERR# AC3 SERR# 31

REQ#0 AC4 REQ#0 31

REQ#1 AB7 REQ#1 31

REQ#2 AE6 REQ#2 31

REQ#3/GPI070 AB6 REQ#3 31

REQ#4/GPI071 AB6 REQ#4 31

PGNT#0 AE4 PGNT#0 31

PGNT#1 AE5 PGNT#1 31

PGNT#2 AD5 PGNT#2 31

PGNT#3 AC6 PGNT#3 31

PGNT#4 AE5 PGNT#4 31

PCI\_CLKRUN# AD6 PCI\_CLKRUN# 32

LOCK# V5 LOCK# 31

PCI\_INTA# AD3 PCI\_INTA# 31

PCI\_INTB# AC4 PCI\_INTB# 31

PCI\_INTC# AE2 PCI\_INTC# 31

PCI\_INTD# AE3 PCI\_INTD# 31

LPC\_CLK0 G22 LPC\_CLK0 21

LPC\_CLK1 E22 LPC\_CLK1 21

LPC\_AD0 H24 LPC\_AD0 25,32

LPC\_AD1 H23 LPC\_AD1 25,32

LPC\_AD2 J25 LPC\_AD2 25,32

LPC\_AD3 J24 LPC\_AD3 25,32

LPC\_FRAME# H25 LPC\_FRAME# 25,32

LPC\_DRQ#0 AB8 LPC\_DRQ#0 25

SERIRQ LV15 SERIRQ 25,32

SB700 has an internal 15k PU

RTCCCLK C3 RTCCCLK

INTRUDER\_ALERT# C2 INTRUDER\_ALERT#

VBAT B2 VBAT

TP36

C380

C1U10Y

C0.1U16Y0402

Put C308 & C383 Close to B2 pin

VBAT\_IN

BAT1

BAT-2P-RH-1

TP54

TP56

TP42

TP43

TP21

TP29

TP37

TP17

TP33

TP32

TP40

TP41

TP44

TP45

TP46

TP47

TP48

TP49

TP50

TP51

TP52

TP53

TP54

TP55

TP56

TP57

TP58

TP59

TP60

TP61

TP62

TP63

TP64

TP65

TP66

TP67

TP68

TP69

TP70

TP71

TP72

TP73

TP74

TP75

TP76

TP77

TP78

TP79

TP80

TP81

TP82

TP83

TP84

TP85

TP86

TP87

TP88

TP89

TP90

TP91

TP92

TP93

TP94

TP95

TP96

TP97

TP98

TP99

TP100

TP101

TP102

TP103

TP104

TP105

TP106

TP107

TP108

TP109

TP110

TP111

TP112

TP113

TP114

TP115

TP116

TP117

TP118

TP119

TP120

TP121

TP122

TP123

TP124

TP125

TP126

TP127

TP128

TP129

TP130

TP131

TP132

TP133

TP134

TP135

TP136

TP137

TP138

TP139

TP140

TP141

TP142

TP143

TP144

TP145

TP146

TP147

TP148

TP149

TP150

TP151

TP152

TP153

TP154

TP155

TP156

TP157

TP158

TP159

TP160

TP161

TP162

TP163

TP164

TP165

TP166

TP167

TP168

TP169

TP170

TP171

TP172

TP173

TP174

TP175

TP176

TP177

TP178

TP179

TP180

TP181

TP182

TP183

TP184

TP185

TP186

TP187

TP188

TP189

TP190

TP191

TP192

TP193

TP194

TP195

TP196

TP197

TP198


TP199





TP200

TP201

TP202

TP203











# REQUIRED STRAPS



	PCI_CLK2	PCI_CLK3 SIO_PCLK	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	AZ_RST#	GP17	GP16
	Watchdog timer on NB_PWGRD	Debug straps	TPM CLOCK	RESERVED	ENABLE PCI MEM BOOT (A11) IMC ENABLED (A12)	Internal Clock Generator	INTERNAL RTC	IMC ENABLED (A11) ENABLE PCI MEM BOOT (A12)	ROM TYPE: H, H = Reserved H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	
PULL HIGH	ENABLED (VCC3)	ENABLED (VCC3)			ENABLED (VCC3_SB)	ENABLED (VCC3_SB)		ENABLED		
PULL LOW	DISABLED DEFAULT	DISABLED DEFAULT			DISABLED DEFAULT	DISABLED DEFAULT	NC IS EXT. RTC DEFAULT	DISABLED DEFAULT		



**MICRO-START INT'L CO.,LTD.**

Title

SB700 STRAPS

Size B

Document Number

Rev

VL390




0A

Date: Tuesday, September 09, 2008



Sheet 21 of 37




## VGA CONNECTOR




### PS2 KEYBOARD & MOUSE CONNECTOR








## LPC I/O IT8720



### SUPER I/O STRAPPING RESISTOR




### Power On Strapping Options


[illegible]

For Lenovo FAN Speed Control  
50% Power On default

## SERIAL PORT 1




### JCOM1 CONNECTOR




## SERIAL PORT 2



BOM Option: 10/100 /M




## COM2 HEADER




**TEMP SENSOR**





### Super I/O Chasiss
















### FLOPPY CONNECTOR




### Thermal Resistor







0.75V@2A




## 1.5V@10A+10A



1.1V@13A FOR RS780



Default is ALC662



**Sense B**

MIC\_R

MIC\_L

HP\_L

C673

C663

C660

C751

X\_C1000P50X0402

X\_C1000P50X0402

X\_C1000P50X0402

X\_C1000P50X0402

**For EMI Placement close to Codec chip**

LINE1-IN-R

LINE1-IN-L

FRONT-R

FRONT-L

MIC1-IN-R

MIC1-IN-L

C578

C579

C814

C813

C580

C581

C1000P50X0402


C1000P50X0402

C1000P50X0402


C1000P50X0402

C381

C1000P50X0402




Pin Assignment	Location	Re-tasking
LINEL (pin-23/24)	Rear Panel	line input
FRONT(pin-35/36)	Rear Panel	AMP output
MIC1 (pin-21/22)	Rear Panel	MIC input
SURR (pin-39/41)	Rear RCA Jack	Line output
CEN/LFE (pin-43/44)	N/A	Line output
SIDE-SURR (pin-45/46)	N/A	Line output
LIN2 (pin-14/15)	Front Panel	AMP output
PMIC (pin-16/17)	Front Panel	Stereo MIC input




# POWER CIRCUIT FOR USB PORT 2,3,4,5

Rear




# POWER CIRCUIT FOR USB PORT 0,1

Rear





# POWER CIRCUIT FOR USB PORT 6,7

Front



# POWER CIRCUIT FOR USB PORT 8,9



Front




# REAR PANEL USB CONNECTOR FOR USB PORT 2,3,4,5

## NEAR USB CONNECTOR

22 / 7.5 / 7.5 / 7.5 / 22 / 7.5 / 7.5 / 7.5 / 22





# REAR PANEL USB CONNECTOR FOR USB PORT 0,1




# FRONT PANEL USB CONNECTOR FOR USB PORT 6,7

22 / 7.5 / 7.5 / 7.5 / 22 / 7.5 / 7.5 / 7.5 / 22


## NEAR USB CONNECTOR



# USB CARD READER + IR MODULE FOR USB PORT 8,9





# PCI Express Slot x16/x1



Modify 0901

## PCI EXPRESS 1 Slot-1




**MICRO-START INTL CO.,LTD.**


**PCI EXPRESS X16 & X1 SLOT**

Size	Document Number	Rev
Custom	VL390	0A

Date: Tuesday, September 09, 2008
Sheet: 30 of 37



### PCI SLOT 2 (PCI VER: 2.3 COMPLY)




```
IDSEL = AD16
MASTER = PREQ#0
PCI_INT A, B, C, D
```

```


IDSEL = AD17
MASTER = PREQ#1
PCI_INT B, C, D, A

```






## TPM - Security Controller






## CPU Thermo Sense



TP163 PCIRST\_TPM#  
TP164 PCI\_CLK4







<b>MICRO-START INT'L CO.,LTD.</b> <small>Link to the Future</small>		
Title <b>TMP/Asset ID/HWM W83201G</b>		
Size B	Document Number <b>VL390</b>	Rev <b>0A</b>
Date: Tuesday, September 09, 2008	Sheet 32	of 37








Truth Table	
Function	SEL
A <sub>N</sub> to N <sub>B</sub> 1	L
A <sub>N</sub> to N <sub>B</sub> 2	H

### Switch circuit for secondary displayport




Title		
<Title>		
Size	Document Number	Rev
Custom	<Doc>	<RevCode>
Date:	Tuesday, September 09, 2008	Sheet 33 of 37

## ATX CONNECTOR




## NEC Front Panel Connector


Modify 0829





## POWER BUTTON



## POWER LED





## BUZZER



<b>MICRO-START INT'L CO.,LTD.</b>		
Title		
ATX & FRONT PANEL		
Size B	Document Number	Rev
	VL390	0A
Date:	Tuesday, September 09, 2008	Sheet 34 of 37

## HEAT SINK



## MANUAL PART



BAT1\_X1  
BAT-BCR2032P-RH



AVL:  
D06-0100161-P52  
D06-0100101-P01




PCB1  
P30-0737711-E48


P30-073890A-E48  
P30-073890A-G37  
P30-073890B-E48  
P30-073890B-G37  
P30-073890C-E48  
P30-073890C-G37


## Simulation





## Optics Orientation Holes



 <b>MICRO-START INT'L CO.,LTD.</b>		
Title <b>Auto BOM Mnaual</b>		
Size B	Document Number <b>VL390</b>	Rev <b>0A</b>
Date: Tuesday, September 09, 2008		Sheet 35 of 37







**MICRO-START INT'L CO.,LTD.**

Title <b>HISTORY</b>		
Size Custom	Document Number <b>VL390</b>	Rev <b>0A</b>
Date Tuesday, September 09, 2008	Sheet 37	of 37